buffer lookaside

基本解释

The use of large pages can also improve performance by reducing the number of translation lookaside buffer (TLB) misses.
大內存頁的使用還可以通過減少變換索引緩沖（translation lookaside buffer, TLB）的失敗次數來提高性能。
To speed up address translation, there is a processor-on-a-chip (PoC) cache and associated logic called translation lookaside buffer (TLB).
爲了加快地址轉換，架搆中有一個 processor-on-a-chip (PoC) 緩存和相關的轉換後備緩沖器 (TLB) 邏輯。
The profiling table provides the percentage and number of samples collected for specified processor events such as the number of cache line misses, Transition Lookaside Buffer (TLB) misses, and so on.
評測表提供爲特定的処理器事件收集的採樣的百分數或數量，比如高速緩存線路故障的數量、傳輸後備緩存( TLB )故障的數量，等等。